Embedded Technology Journal Update

a techfocus media publication :: November 21, 2006 :: volume V, no. 08

FROM THE EDITOR

It's a holiday week here in the US, where we celebrate with a traditional dish that's beautiful and perfect on the outside - concealing a large cavity in the middle. As engineers, sometimes our expertise is like that as well, with a big discrepancy between the confident exterior we show to the world and the reality of our knowledge and technical capability. Our holiday feature article "The Secret" takes an introspective look.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at: comments@embeddedtechjournal.com. If you'd rather sound off in public, please post your comments or questions in our new Journal Forums.

Kevin Morris – Editor
Embedded Technology Journal

ANNOUNCEMENTS

Speed up your development cycle and simplify tasks by discovering the components and advanced features of the EDGE Developer Suite. This web seminar is your guide to EDGE, the Eclipse-based suite featuring an IDE, debugger, profiler, compiler, simulation and testing environment, and JTAG connection device.
Register today!

FPGA AND STRUCTURED ASIC JOURNAL
A weekly e-mail newsletter from techfocus media (publishers of Embedded Technology Journal) dedicated to the design and application of FPGA and structured ASIC technology.
SUBSCRIBE NOW - FREE!

CURRENT FEATURE ARTICLES

The Secret
Hidden Holes in our Engineering Expertise
Team SDR
Extreme Collaboration
6.0 is a Go
Windows CE 6 Hits Production
Optimizing Architectures for Performance and Area using Virtual System Prototypes
by Russell L. Roan, VaST Systems
Embedded Britain?
by Dick Selwood
Adrift...
Dataquest Dumps Design Automation
Fall Fury
Embedded Announcements Galore

JOURNAL WEBCASTS

Embedded Design with LatticeMico32 Open, Free 32-bit Soft Processor sponsored by Lattice Semiconductor

Speed Adoption of Intel® Multi-Core Processors with VirtualLogix Real-Time Virtualization™ Technology sponsored by VirtualLogix

Harnessing ModelSim Designer to Improve your FPGA Design Productivity sponsored by Mentor Graphics

Optimizing Verilog Coding for More Efficient FPGA Synthesis sponsored by Lattice Semiconductor

Designing 2Gbps Parallel I/O with the LatticeSC FPGA sponsored by Lattice Semiconductor

Lattice's new 90nm LatticeSC family--general introduction sponsored by Lattice Semiconductor

The Secret
Hidden Holes in our Engineering Expertise

"…It works the same as assertions in System Verilog," he said.

I quickly nodded my head -- maybe too quickly. "Oh, OK, I see," I replied, almost before he had finished his sentence.

I wanted to give him confidence that the message was received so he would move on in the conversation. If I looked puzzled, perplexed or confused - if I showed weakness or hesitation, he might linger in the lounge of this idea. He might hang around here in the vicinity of trouble. He might catch the scent of fear and decide to dally in the neighborhood of the current line of discussion - the one that was dangerously close – tenuously, terrifyingly, torturously close to the secret.

It was time to move him along. [more]