Embedded Technology Journal Update

a techfocus media publication :: October 24, 2006 :: volume V, no. 04

FROM THE EDITOR

They pulled the plug. They ditched it. They shut it down, switched it off, said "sayonara." Dataquest, the design automation industry's official timing and penalties judge, has thrown in the towel, waved the white flag, turned out the lights. By announcing this week that they were shutting down their CAD group, Dataquest has left design automation without any recognized source of market share data. What will EDA marketers do now? Our newest feature takes a deeper look.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at: comments@embeddedtechjournal.com

Kevin Morris – Editor
Embedded Technology Journal

ANNOUNCEMENTS

New Xilinx Platform Studio 8.2
Streamline Embedded Processing Design

Version 8.2 introduces high performance embedded design with the new MicroBlaze v5.00 soft processing core. The MicroBlaze v5.00 has been optimized for performance in the latest Virtex-5 LX Platform FPGA family.
Learn more about Xilinx Embedded Processing Solutions, Platform Studio and flexible MicroBlaze design.

FPGA AND STRUCTURED ASIC JOURNAL
A weekly e-mail newsletter from techfocus media (publishers of Embedded Technology Journal) dedicated to the design and application of FPGA and structured ASIC technology.
SUBSCRIBE NOW - FREE!

CURRENT FEATURE ARTICLES

Adrift...
Dataquest Dumps Design Automation
Fall Fury
Embedded Announcements Galore
Power Parallelism
Ambric Accelerates Algorithms
Happy Birthday to Us
Embedded Tech Journal Turns One
Soft Core War
LatticeMico32 Opens the Field
Connecting the Camps
Mathworks Bridges System and Hardware Design
Embedded Data Management Grows Up
Encirq Accelerates Data-based Development
Spartan-3 Goes Golfing
Axcon Drives TrackMan Radar

JOURNAL WEBCASTS

Embedded Design with LatticeMico32 Open, Free 32-bit Soft Processor sponsored by Lattice Semiconductor

Speed Adoption of Intel® Multi-Core Processors with VirtualLogix Real-Time Virtualization™ Technology sponsored by VirtualLogix

Harnessing ModelSim Designer to Improve your FPGA Design Productivity sponsored by Mentor Graphics

Optimizing Verilog Coding for More Efficient FPGA Synthesis sponsored by Lattice Semiconductor

Designing 2Gbps Parallel I/O with the LatticeSC FPGA sponsored by Lattice Semiconductor

Lattice's new 90nm LatticeSC family--general introduction sponsored by Lattice Semiconductor

Adrift...
Dataquest Dumps Design Automation

The unthinkable happened.

One moment, the tactician was sighting in the next mark of the race, preparing to advise his skipper as to whether their racing yacht should stay on their current tack and "cover from behind," in an attempt to catch the lead boat, or turn away to defensively cover the attack from the boat trailing them.

A moment later, it was gone. The mark - their goal for their next leg of the race - had unceremoniously sunk into the sea, leaving no trace of its previous location. Spinning on his heels, the tactician saw that the previous mark had also disappeared into the deep green water. The entire race course had effectively suddenly vanished. He looked at his skipper and the other members of their yacht's "brain trust" in confusion.

The entire racing fleet was now adrift at top speed. In a matter of seconds, what had been a tightly fought battle for supremacy on the race course became a seemingly random flotilla of overpowered racing hulls plowing aimlessly through the open ocean. Deprived of the metrics and checkpoints that allowed the crews to chart their course, plot their strategies, monitor their progress, and ultimately measure their success, they all suddenly felt devoid of purpose. [more]