FROM
THE EDITOR
This week, we look at the various options for accelerating our embedded applications. In
addition to bigger and faster embedded processors, we have a variety of multi-processing schemes that can
be much more effective in many instances. Deciding which method is best for you involves maintaining a
clear understanding of your application as well as the strengths and weaknesses of each approach to
acceleration.
Our Journal Jobs website is sporting new
features, new jobs, and a host of new opportunities for employers and job seekers alike. If you
haven’t visited www.journaljobs.com
lately, stop by and see what’s cooking in the world of technology employment.
Thanks
for reading! If
there's anything we can do to make our publications
more useful to you, please let us know at: comments@embeddedtechjournal.com
Kevin
Morris – Editor
Embedded Technology Journal
|
ANNOUNCEMENTS
FPGA AND STRUCTURED ASIC JOURNAL
A weekly e-mail newsletter from techfocus media (publishers of Embedded Technology Journal) dedicated to the design and application of FPGA and structured ASIC technology.
 SUBSCRIBE NOW - FREE!
|
 |
JOURNAL WEBCASTS
JOURNAL WEBCASTS ON DEMAND:
"Designing 2Gbps Parallel I/O with the LatticeSC FPGA" sponsored by Lattice Semiconductor
 Click here to watch!
Lattice's new 90nm LatticeSC family--general introduction, sponsored by Lattice Semiconductor.
 Click here to watch! |
|
|
Going for Speed
Picking Processors for Performance
Toby's dad measures Toby's shoulders carefully. Allowing for some growth before the big race (Toby's in a
growing spurt right now), the dimensions of his shoulders will determine the width of the race car, which in turn
will guide design decisions on the frontal cross section shape. With aerodynamic drag being the single largest
force acting against gravity on the soapbox racer, the body shape design is absolutely critical in achieving the
maximum possible speed. Everything in the design of the race car is a critical engineering tradeoff.
It may be surprising that such careful engineering attention is required to gain the desired performance from this
lowest echelon of racing - cars powered only by gravity and driven by kids aged 9 to 16. It might also be
counter-intuitive that some of the most careful engineering for processor performance comes in the very lowest
echelon of computing systems – devices where many tiny processors may be put on a single chip in a system that
might sell for single-digit dollars at the retail level. Both, however, are driven by the same constraints. When
power, size, and cost are all at a premium, engineering excellence in the extreme is a mandate. [more]
|
|
